Software and Hardware Details
PART 2
SOFTWARE AND HARDWARE DETAILS

Chapter 1
Apple II CP/M Software Details

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>2-4</td>
</tr>
<tr>
<td>I/O Hardware Conventions</td>
<td>2-4</td>
</tr>
<tr>
<td>6502/Z-80 Address Translation</td>
<td>2-5</td>
</tr>
<tr>
<td>Apple II CP/M Memory Usage</td>
<td>2-6</td>
</tr>
<tr>
<td>Assembly Language Programming with the SoftCard</td>
<td>2-7</td>
</tr>
<tr>
<td>ASCII Character Codes</td>
<td>2-7</td>
</tr>
<tr>
<td>Interrupt Handling</td>
<td>2-10</td>
</tr>
</tbody>
</table>

Chapter 2
Apple II CP/M
I/O Configuration Block

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>2-12</td>
</tr>
<tr>
<td>Console Cursor Addressing/Screen Control</td>
<td>2-12</td>
</tr>
<tr>
<td>The Hardware/Software Screen Function Table</td>
<td></td>
</tr>
<tr>
<td>Terminal Independent Screen Functions/Cursor Addressing</td>
<td></td>
</tr>
<tr>
<td>Redefinition of Keyboard Characters</td>
<td>2-17</td>
</tr>
<tr>
<td>Support of Non-Standard Peripherals Devices and I/O Software</td>
<td>2-17</td>
</tr>
<tr>
<td>Assigning Logical to Physical I/O Devices: the IOBYTE</td>
<td></td>
</tr>
<tr>
<td>Patching User Software Via the I/O Vector Table</td>
<td></td>
</tr>
<tr>
<td>Calling of 6502 Subroutines</td>
<td>2-24</td>
</tr>
<tr>
<td>Indication of Presence and Location of Peripheral Cards</td>
<td>2-26</td>
</tr>
</tbody>
</table>
Chapter 3
Hardware Description

Introduction 2-30
Timing Scheme 2-30
SoftCard Control 2-31
Address Bus Interface 2-31
Data Bus Interface 2-33
6502 Refresh 2-33
DMA Daisy Chain 2-34
Interrupts 2-34
SoftCard Parts List 2-34
SoftCard Schematic 2-36
CHAPTER 1
APPLE II CP/M SOFTWARE DETAILS

- Introduction
- I/O Hardware Conventions
- 6502/Z-80 Address Translation
- Apple II CP/M Memory Usage
- Assembly Language Programming with the SoftCard
- ASCII Character Codes
- Interrupt Handling
Introduction

This chapter deals with the software features that are peculiar to Apple II CP/M, and how these features relate to the I/O hardware installed in the different slots of the Apple. First we will discuss the hardware I/O protocol supported by Apple CP/M. Then we will examine the software support of this hardware protocol: the I/O Configuration Block. For more information on the use of the CP/M operating system, see the “CP/M Reference Manual.”

I/O Hardware Conventions

The I/O hardware protocol is identical to that supported by the initial release of Apple PASCAL, with a few exceptions. All standard Apple I/O peripherals are supported, as well as a few others, such as California Computer Systems’ 7710A Asynchronous Serial Interface, the Videx Videoterm, and M&R Enterprises Sup-R-Term. Apple CP/M does not support horizontal scrolling on the Apple 24×40 video screen.

Apple Peripheral Cards: What Goes Where
Unlike Applesoft and Integer BASIC (but similar to Apple PASCAL), Apple CP/M requires that peripheral I/O cards be plugged into specific slots depending on their functions. For instance, a printer interface card must be plugged into slot one in order to use a printer. When the system is booted, CP/M is able to recognize the presence or absence of certain standard Apple peripheral interface cards. Once the system is booted, I/O is performed by using either the hardware directly or by calling the 6502 software on the card.

Below is a table of the assigned functions for each of the Apple slots, along with the card types that are recognized when plugged into each. (See the list of recognized card types following the table.) Note that unless otherwise noted below, unrecognized cards or empty slots are ignored.

<table>
<thead>
<tr>
<th>SLOT</th>
<th>VALID CARD TYPES</th>
<th>PURPOSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Not used for I/O</td>
<td>This slot may contain a Language Card or an Applesoft or Integer BASIC ROM card. (the latter are not used by CP/M)</td>
</tr>
<tr>
<td>1</td>
<td>types 2,3,4</td>
<td>Line printer interface (CP/M LST: device)</td>
</tr>
<tr>
<td>2</td>
<td>input: 2,3,4; output: 1,2,3,4</td>
<td>General purpose I/O (CP/M PUN: and RDR: devices)</td>
</tr>
</tbody>
</table>
3 types 2,3,4

Console output device (CRT; or TTY:)
The normal Apple 24 x 40 screen is used
as the TTY: device if no card is present.

4 type 1

Disk controller for drives E: and F:

5 type 1

Disk controller for drives C: and D:

6 type 1

Disk controller for drives A: and B:
(must be present)

7 any type

No assigned purpose. The SoftCard
may be installed in slot 7.

NOTE: The SoftCard may be installed in any empty slot except slot
zero.

Below is a list of the I/O peripheral card types that are currently recognized
by Apple CP/M.

**TYPE**  **CARD NAME**

1 Apple Disk II Controller

2 Apple Communications Interface

*California Computer Systems 7710A Serial Interface

3 Apple High Speed Serial Interface

Videx Videoterm 24 x 80 Video Terminal Card

M&R Enterprises Sup-R-Term 24 x 80 Video Terminal Card

4 Apple Parallel Printer Card

*The CCS 7710A serial interface card is the preferred type 2 card as it
supports hardware handshaking and variable baud rates from 110-19200 baud.

**6502/Z-80 Address Translation**

Because of the memory address translation performed by the hardware on
the SoftCard, a particular data byte is not accessed at the same address
for both processors. The correspondence of memory addresses between the
Z-80 and 6502 is shown below (All addresses are hexadecimal). Use of this
table is necessary when translating 6502 BASIC or assembly language
software for use with the SoftCard.
### Apple II CP/M Memory Usage

Here is how the Apple memory is used by Apple CP/M:

<table>
<thead>
<tr>
<th>6502 ADDRESS</th>
<th>Z-80 ADDRESS</th>
<th>PURPOSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>$800-$FFF</td>
<td>0F800-0FFFF</td>
<td>Apple disk drivers and disk buffers</td>
</tr>
<tr>
<td>$400-$7FF</td>
<td>0F400-0F7FF</td>
<td>Apple screen memory</td>
</tr>
<tr>
<td>$200-$3FF</td>
<td>0F200H-0F3FFH</td>
<td>I/O Configuration Block.</td>
</tr>
<tr>
<td>$000-$1FF</td>
<td>0F000H-0F1FFH</td>
<td>Reserved 6502 memory area — 6502 stack and zero page.</td>
</tr>
<tr>
<td>$C000-$CFFF</td>
<td>0E000H-0EFFFH</td>
<td>Apple memory mapped I/O</td>
</tr>
<tr>
<td>$FFFA-$FFFF</td>
<td>0DFFAH-0DFFFH</td>
<td>6502 RESET, NMI, and BREAK vectors.</td>
</tr>
<tr>
<td>$D400-$FFF9</td>
<td>0C400H-0DF9H</td>
<td>56K Language Card CP/M (if Language Card installed)</td>
</tr>
<tr>
<td>$D000-$D3FF</td>
<td>0C000H-0C3FFH</td>
<td>Top 1K of free RAM space with 56K Language Card CP/M</td>
</tr>
<tr>
<td>$A400-$BFFF</td>
<td>9400H-0AFFFH</td>
<td>44K CP/M. (Free memory with 56K CP/M)</td>
</tr>
<tr>
<td>$1000-$A3FF</td>
<td>0000H-093FFH</td>
<td>Free RAM (CP/M uses lowest 256 bytes)</td>
</tr>
</tbody>
</table>
Assembly Language Programming with the SoftCard

The Z-80 processor executes all of the 8080 instruction set plus its own set of instructions. You can run software written for either the 8080 or Z-80 processor on the SoftCard. There is, however, a different set of instruction mnemonics for each of the processors.

Included with the standard CP/M utilities are ED, a line oriented text editor; ASM, an 8080 assembler; and DDT, an 8080 machine language debugger. These programs can be used to write and debug 8080 programs.

It is also possible to write 6502 subroutines for use with the SoftCard. The Microsoft Assembly Language Development System is available separately for the development of both Z-80 and 6502 software.

### ASCII Character Codes

- **DEC** = ASCII decimal code
- **HEX** = ASCII hexadecimal code
- **CHAR** = ASCII character name

<table>
<thead>
<tr>
<th>DEC</th>
<th>HEX</th>
<th>CHAR</th>
<th>WHAT TO TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>NULL</td>
<td>ctrl @</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>SOH</td>
<td>ctrl A</td>
</tr>
<tr>
<td>2</td>
<td>02</td>
<td>STX</td>
<td>ctrl B</td>
</tr>
<tr>
<td>3</td>
<td>03</td>
<td>ETX</td>
<td>ctrl C</td>
</tr>
<tr>
<td>4</td>
<td>04</td>
<td>ET</td>
<td>ctrl D</td>
</tr>
<tr>
<td>5</td>
<td>05</td>
<td>ENQ</td>
<td>ctrl E</td>
</tr>
<tr>
<td>6</td>
<td>06</td>
<td>ACK</td>
<td>ctrl F</td>
</tr>
<tr>
<td>7</td>
<td>07</td>
<td>BEL</td>
<td>ctrl G</td>
</tr>
<tr>
<td>8</td>
<td>08</td>
<td>BS</td>
<td>ctrl H or ←</td>
</tr>
<tr>
<td>9</td>
<td>09</td>
<td>HT</td>
<td>ctrl I</td>
</tr>
<tr>
<td>10</td>
<td>0A</td>
<td>LF</td>
<td>ctrl J</td>
</tr>
<tr>
<td>11</td>
<td>0B</td>
<td>VT</td>
<td>ctrl K</td>
</tr>
<tr>
<td>12</td>
<td>0C</td>
<td>FF</td>
<td>ctrl L</td>
</tr>
<tr>
<td>13</td>
<td>0D</td>
<td>CR</td>
<td>ctrl M or RETURN</td>
</tr>
<tr>
<td>14</td>
<td>0E</td>
<td>SO</td>
<td>ctrl N</td>
</tr>
<tr>
<td>15</td>
<td>0F</td>
<td>SI</td>
<td>ctrl O</td>
</tr>
<tr>
<td>16</td>
<td>10</td>
<td>DLE</td>
<td>ctrl P</td>
</tr>
<tr>
<td>17</td>
<td>11</td>
<td>DC1</td>
<td>ctrl Q</td>
</tr>
<tr>
<td>18</td>
<td>12</td>
<td>DC2</td>
<td>ctrl R</td>
</tr>
</tbody>
</table>
68  44  D  D
69  45  E  E
70  46  F  F
71  47  G  G
72  48  H  H
73  49  I  I
74  4A  J  J
75  4B  K  K
76  4C  L  L
77  4D  M  M
78  4E  N  N
79  4F  O  O
80  50  P  P
81  51  Q  Q
82  52  R  R
83  53  S  S
84  54  T  T
85  55  U  U
86  56  V  V
87  57  W  W
88  58  X  X
89  59  Y  Y
90  5A  Z  Z
91  5B  [  [  
92  5C  \  \ 
93  5D  ]  ](shift-M)
94  5E  ^  ^
95  5F  _  _
96  60  ,  ,
97  61  a  a
98  62  b  b
99  63  c  c
100  64  d  d
101  65  e  e
102  66  f  f
103  67  g  g
104  68  h  h
105  69  i  i
106  6A  j  j
107  6B  k  k
108  6C  l  l
109  6D  m  m
110  6E  n  n
111  6F  o  o
112  70  p  p
113  71  q  q
114  72  r  r
115  73  s  s
116  74  t  t
Interrupt Handling

Because of the way the 6502 is "put to sleep" by the SoftCard using the DMA line on the Apple bus, ALL interrupt processing must be handled by the 6502. An interrupt can occur at two times: while in Z-80 mode and while in 6502 mode.

Handling an interrupt in 6502 mode:
Handle the interrupt in the usual way — simply end the interrupt processing routine with an RTI instruction.

Handling an interrupt in Z-80 mode:
Both processors are interrupted when an interrupt occurs in Z-80 mode. Here is the step-by-step process for handling an interrupt while in Z-80 mode:

1. Save any registers that are destroyed on the stack.

2. Save the contents of the 6502 subroutine call address (See Calling of 6502 Subroutines above) in case an interrupt has occurred during a 6502 subroutine call.

3. Set up the 6502 subroutine call address to $FF58, which is the address of a 6502 RTS instruction in the Apple Monitor ROM.

4. Return control to the 6502 by performing a write to the address of the SoftCard (again see Calling of 6502 Subroutines).

5. When control is returned to the Z-80, restore the previous 6502 subroutine call address.

6. Restore all used Z-80 registers from the stack.

7. Enable interrupts with an EI instruction.

8. Return with a RET instruction.
CHAPTER 2
APPLE II CP/M
I/O CONFIGURATION BLOCK

• Introduction
• Console Cursor Addressing/Screen Control
  The Hardware/Software Screen Function Table
  Terminal Independent Screen Functions/Cursor
  Addressing
• Redefinition of Keyboard Characters
• Support of Non-Standard Peripherals and
  I/O Software
  Assigning Logical to Physical
  I/O Devices: the IOBYTE
• Patching User Software
  Via the I/O Vector Table
• Calling of 6502 Subroutines
• Indication of Presence and Location of Peripheral
  Cards
Introduction

The I/O Configuration Block contains the information necessary to interface Apple CP/M to the various hardware and software configurations available to the Apple CP/M user. Every Apple CP/M system disk has its own I/O Configuration Block, which is loaded and initialized when the system is booted.

There are five primary functions of the I/O Configuration Block:

1. Console cursor addressing/screen function interface
2. Redefinition of keyboard characters
3. Support of non-standard peripheral devices and I/O software
4. Calling of 6502 subroutines
5. Indication of the presence and location of peripheral cards

Each is detailed in its own section in the following pages.

Note: The CONFIGIO program is used to examine and modify the I/O Configuration Block — See Part 5, “Software Utilities Manual” for more information.

Console Cursor Addressing/Screen Control

Most popular video terminals, including the normal 24×40 Apple screen, can support special features such as direct cursor addressing, screen clear, highlighted text, etc. Apple CP/M applications software such as word processors and business software can easily take advantage of these features.

These advanced screen functions are usually initiated by sending a certain sequence of characters to the terminal. The sequences required to perform a specific screen function are often different for different terminals. Most applications software designed to take advantage of these screen functions can be configured for a number of popular terminals. However, if your terminal is NOT compatible with your software, you must usually write some specialized machine language subroutines to take care of the problem. Since the Datamedia terminal screen function sequences supported by Apple PASCAL and the popular 24×80 plug-in video boards are not considered “popular” by many CP/M applications programmers, they are rarely supported.
Under Apple CP/M, these problems are solved in most cases by translating the functions as they are received, into the corresponding function expected by the terminal hardware. This is achieved by two translation tables: the Software Screen Function Table and the Hardware Screen Function Table, both part of the I/O Configuration Block. Apple CP/M uses the Software Screen Function Table to recognize an incoming screen function sequence, which is then translated to the corresponding sequence found in the Hardware Screen Function Table. This sequence is then sent to the terminal device.

For example: Suppose that you want to use a CP/M screen-oriented word processor (designed to work with a SOROC IQ 120 terminal) with a Videx Videoterm 24×80 video board. The problem: Since the Videoterm board recognizes only the Datamedia type terminal character sequences, it does not recognize the screen function character sequences (meant for the SOROC) that the word processor sends.

To solve this problem, you would use the CONFIGIO utility (see the Software Utilities Manual) to encode the SOROC screen function sequences into the Software Screen Function Table and encode the Datamedia sequences into the Hardware Table. Now when your word processor sends characters to the terminal, they are compared to the SOROC function sequences that have been placed in the Software Screen Function Table. A match means that your word processor is attempting to perform a screen function. Next, the corresponding Datamedia character sequence is taken from the Hardware Screen Function Table and sent to the terminal, where the function is actually performed.

**The Hardware/Software Screen Function Table**

There are nine screen functions supported by Apple CP/M:

1. Clear Screen
2. Clear to End of Page
3. Clear to End of Line
4. Set Normal (lowlight) Text Mode
5. Set Inverse (highlight) Text Mode
6. Home Cursor
7. Address Cursor
8. Move Cursor Up
9. Non-destructively Move Cursor Forward

The Backspace character (ASCII 8) is assumed to move the cursor backwards, and the Line Feed character (ASCII 10) is assumed to move the cursor down one line.
Screen function character sequences supported by Apple CP/M may be of two forms:

1. A single control character, or
2. Any ASCII character preceded by a single character lead-in.

Screen function sequences longer than two characters are not supported.

The internal format of each of the two 11-byte tables is identical. Below are listed the function number, the hexadecimal address and a description of each table entry.

<table>
<thead>
<tr>
<th>FUNC. #</th>
<th>SOFTWARE HARDWARE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F396H 0F3A1H</td>
<td>Cursor address coordinate offset. Range: 0-127. If the high order is 0, the X and Y coordinates are expected to be transmitted Y first, X last. If the high order bit is 1, the coordinates are sent X first, Y last.</td>
<td></td>
</tr>
<tr>
<td>0F397H 0F3A2H</td>
<td>Lead-in character. This byte is zero if there is no lead-in.</td>
<td></td>
</tr>
</tbody>
</table>

NOTE: The following rules apply to the screen function table entries below: If the table entry is zero, the function is not implemented. If the entry has the high order bit set, the function requires a lead-in. An entry with the high order bit clear means the function does not require a lead-in.

1 0F398H 0F3A3H Clear screen
2 0F399H 0F3A4H Clear to End of Page
3 0F39AH 0F3A5H Clear to End of Line
4 0F39BH 0F3A6H Set Normal (low-light) Text Mode
5 0F39CH 0F3A7H Set Inverse (high-light) Text Mode
6 0F39DH 0F3A8H Home Cursor
The standard 24 × 40 Apple screen supports all nine functions independent of the Hardware Screen Function Table. However, if a Software Screen Function Table entry is zero, that function will be disabled.

The Hardware and Software Screen Function Tables can be examined and modified with the CONFIGIO program. Use of this program and more information concerning terminal configuration can be found in the Apple CP/M Utilities Reference Manual.

Terminal Independent Screen Functions/Cursor Addressing

Because of the general-purpose nature of the Hardware and Software Screen Function Tables, it is possible to write programs that use the information contained in these tables to perform screen functions. These programs would work with any terminal, as long as the Hardware Screen Function Table was set up correctly for the particular terminal. Below is a short segment of 8080 assembly language code that illustrates the use of the Screen Function Tables for terminal-independent screen programming:

```
; Terminal Independent Screen I/O
;
; This routine will execute the screen function specified by E, where E contains the screen function number from one to nine. If the function is not implemented, the subroutine simply returns. All registers are destroyed. (NK 5/80)
;
; Equates:
;
BDOS EQU 0005H ;CP/M function call address
SXYOFF EQU 0F396H ;Software cursor address XY coord. offset
SFLDIN EQU 0F397H ;Software function lead-in character
SSFTAB EQU 0F398H ;Software screen functions
;
; SCRFUN: MVI D,0 ;Prepare for index
LXI H,SSFTAB-1 ;Point to Software Screen Function table minus one
DAD D ;Index to desired function char.
```
MOV A,M ;Get the char.
ORA A ;See if a Lead-in is required
RZ ;If the function isn’t there, quit
JP CONOUA ;If pos., no
PUSH PSW ;Save char.
LDA SFLDIN ;Get software lead-in char.
CALL CONOUA ;Output char. in A
POP PSW ;Re-get char.
CONOUA: MOV E,A ;Put char. in its place
CONOUE: MVI C,2 ;Console output function
JMP BDOS ;Call CP/M BDOS at 0005H

; This routine will position the cursor at the X,Y coords
; in [HL].
,
GOTOXY: PUSH H ;Save coords while we do seq.
MVI E,7 ;Do a Cursor Address function
CALL SCRFUN
POP H ;Get coordinates back
LDA SXYOFF ;Get software XY coordinate offset
ORA A ;Set CC’s on [A]
JP NORVS ;Reverse coords if neg.
MOV E,L :Reverse H&L
MOV L,H
MOV H,E
NORVS: MOV E,A ;Save offset
ADD H ;Add offset
MOV H,A ;Save for later
MOV A,E ;Re-get offset
ADD L
PUSH H ;Save all this
CALL CONOUA ;Output first coord.
POP H ;Restore coords.
MOV E,H ;Output second coordinate
JMP CONOUE ;And return.

Notice that the screen function character sequences are determined by the Software Screen Function Table in the subroutines above. This is necessary for these subroutines to work with the normal Apple screen. Also note that a NUL entry in either Screen Function Table will disable that function on the Apple’s 24×40 screen.
Redefinition of Keyboard Characters

Some CP/M software requires specific keys for proper operation that are normally unavailable on some keyboards. The Apple keyboard is particularly deficient in this respect. Common characters such as the left square bracket ([), and RUBOUT simply cannot be typed. This problem is solved by the Keyboard Character Redefinition Table found in the I/O Configuration Block.

The function of the Keyboard Character Redefinition table is simple: it redefines any key on the keyboard as any of the ASCII character codes. For example, Ctrl-K could be redefined as the left square bracket. Then when Ctrl-K is typed, the [ character appears.

Another somewhat tricky use of Keyboard Character Redefinition is to disable BASIC program termination with Ctrl-C by redefining Ctrl-C as some other character such as NUL. Thus it would be impossible to break out of a BASIC program because it is impossible to type Ctrl-C. (It is also clear from this example that messing around with this table can cause some annoying problems.)

Keyboard redefinition takes place only during input from the TTY: and CRT: devices. (See Assigning Logical to Physical I/O devices below.)

The Keyboard Character Redefinition Table

The Keyboard Character Redefinition Table will support up to six character redefinitions. The table is located at 0F3ACH from the Z-80. Entries in the table are two bytes: the first is the ASCII value of the keyboard character to be redefined, and the second is the desired ASCII value of the character. Both bytes must have their high order bits cleared.

If there are less than six entries in the Keyboard Character Redefinition Table, the end of the table is denoted by a byte with the high order bit set.

Modifications to the Keyboard Character Redefinition Table may be made using the CONFIGI/O program. See the “Software Utilities Manual.”

Support of Non-Standard Peripherals and I/O Software

The I/O Information Block also provides for the support of non-standard Apple peripherals and I/O software. All of the primitive character I/O functions are vectored through the I/O Vector Table which is contained in the I/O Configuration Block. These vectors normally point to the standard I/O routine located in the CP/M BIOS, but they can be altered by the user to point to his own drivers. Three blocks of 128 bytes each are provided within
the I/O Configuration Block for user I/O driver software. Each of the three 128-byte blocks is allocated to a specific device, and thus to a specific slot, in order to prevent memory conflicts.

<table>
<thead>
<tr>
<th>ADDR</th>
<th>ASSIGNED SLOT</th>
<th>ASSIGNED LOGICAL DEVICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F200H-0F27FH</td>
<td>Slot 1</td>
<td>LST: — line printer device</td>
</tr>
<tr>
<td>0F280H-0F300H</td>
<td>Slot 2</td>
<td>PUN: and RDR: — general purpose I/O</td>
</tr>
<tr>
<td>0F300H-0F37FH</td>
<td>Slot 3</td>
<td>TTY: — the console device</td>
</tr>
</tbody>
</table>

Most Apple I/O interface cards have 6502 ROM drivers on the card. The easiest way to interface these types of cards to Apple CP/M is to write Z-80 code to call the 6502 subroutines on the ROM. This should be sufficient to interface most common I/O devices to Apple CP/M. (See Calling of 6502 Subroutines below.)

If no card is installed in a particular slot, its allocated 128-byte space can be used for other purposes relating to its assigned logical device. These include lower-case-input drivers for the Apple keyboard, cassette tape interface, etc.

I/O driver subroutines are patched to CP/M by patching the appropriate I/O vector to point to the subroutine. A table of vector locations and their purposes is shown below:

<table>
<thead>
<tr>
<th>VEC #</th>
<th>ADDR</th>
<th>VECTOR NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0F380H</td>
<td>Console Status</td>
<td>Returns 0FFH in register A if a character is ready to read, 00H in register A otherwise.</td>
</tr>
<tr>
<td>2</td>
<td>0F382H</td>
<td>Console Input vector #1</td>
<td>Reads a character from the console into the A register with the high order bit clear.</td>
</tr>
<tr>
<td>3</td>
<td>0F384H</td>
<td>Console Input vector #2</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>0F386H</td>
<td>Console Output vector #1</td>
<td>Sends the ASCII character in register C to the console device.</td>
</tr>
<tr>
<td>5</td>
<td>0F388H</td>
<td>Console Output vector #2</td>
<td></td>
</tr>
</tbody>
</table>
Reads a character from the “paper tape reader” device into register A.

Sends the character in register C to the “paper tape punch” device.

Sends the character in register C to the line printer device.

NOTE: During Console Output, the B register contains a number corresponding to one of the nine supported screen functions during output of a screen function. B contains zero during normal character output. B is also non-zero during the output of the Cursor Address X Y coords after executing screen function #7.

Assigning Logical to Physical I/O Devices: the IOBYTE

As explained in the CP/M reference documentation, the IOBYTE can be used to assign logical I/O devices to physical devices. The IOBYTE is changed with the STAT program. See the “CP/M Reference Manual” for more information on changing and using the IOBYTE.

The IOBYTE function creates a mapping of logical and physical devices which can be altered by CP/M programs or with the STAT utility. The mapping is performed by splitting the IOBYTE into four bit fields, as shown below:

<table>
<thead>
<tr>
<th>IOBYTE at 0003H:</th>
<th>LIST</th>
<th>PUNCH</th>
<th>READER</th>
<th>CONSOLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>bits:</td>
<td>7 6</td>
<td>5 4</td>
<td>3 2</td>
<td>1 0</td>
</tr>
</tbody>
</table>

The value in each field can be in the range 0-3. The meaning of the values that can be assigned to each field is outlined below:

CONSOLE field (bits 0,1)
0 - CONSOLE is the TTY: device
1 - CONSOLE is the CRT: device
2 - Batch mode — Uses the RDR: device as the CONSOLE input, and the LST: device as the CONSOLE output (BAT:)
3 - User defined CONSOLE device (UC:)

READER field (bits 2,3)
0 - READER is the TTY: device
1 - READER is the CRT: device
2 - READER is the “paper tape reader” device (PTR:)
3 - User defined READER device #2 (UR:)

2-19
PUNCH field (bits 4,5)
0 - PUNCH is the TTY: device
1 - PUNCH is the “paper tape punch” device (PTP:)
2 - User defined PUNCH #1 (UP1:)
3 - User defined PUNCH #1 (UP2:)

LIST field (bits 6,7)
0 - LIST is the TTY: device
1 - LIST is the CRT: device
2 - LIST is the line printer device (LPT:)
3 - User defined LIST device (UL1:)

Below is a description of the Apple CP/M implementation of the physical devices mentioned above:

TTY: Either the standard Apple screen and keyboard or an external terminal installed in slot 3. This routine vectors through Console Input Vector #1 and Console Output #1. The Console status is always vectored through the Console Status vector.

CRT: Same as TTY:

UC1: User defined console device. This device is vectored through Console Input #2 and Console Output #2.

PTR: A standard Apple interface capable of doing input installed into slot 2. If no card is plugged into slot 2, the PTR: device always returns a 1AH end-of-file character. Input from the PTR: device is vectored through Reader Input vector #1. Characters are returned in the A register.

UR1: User defined reader #1. A character read from this device is returned in the A register. This input device is vectored through Reader Input vector #2.

UR2: User defined reader #2. This device is physically the same as UR2:

PTP: Any standard Apple interface capable of doing output installed into slot 2. If no card is plugged into slot 2, the PTP: device does nothing. Output to the PTP: device is vectored through Punch Output vector #1.

UP1: User defined punch #1. The character in register C is output through Reader Input vector #2.

UP2: User defined punch #2. This device is physically the same as UP1:
LPT: The LPT: device is any standard Apple interface card installed into slot 1 capable of doing output. The character in register C is output through List Output vector #1.

UL1: User defined list device. The character in register C is output via List Output vector #2.

The IOBYTE can be changed with the STAT program, or it may be modified from an assembly language program using the CP/M Get IOBYTE and Set IOBYTE (#7 & #8) functions. See “An Introduction to CP/M Features and Facilities” and the “CP/M Interface Guide” in the “CP/M Reference Manual” for more information.

Patching User Software Via the I/O Vector Table

User subroutines can be patched into the I/O Configuration Block with the CONFIGIO program. Any patches made can also be permanently saved onto a CP/M system disk as well as with CONFIGIO.

To create a code file, use ASM to write the driver software, and then use LOAD to create a COM file from the HEX file produced by ASM.

The code file loaded by CONFIGIO must be of a certain internal format. Only one code segment may be patched into the I/O Configuration Block per code file. However, as many vectors in the I/O Vector Table may be patched as desired.

Below is outlined the format of a disk code file to be loaded with CONFIGIO and patched to the I/O Configuration Block:

First byte: No. of patches to I/O Vector Table to be made.
Next 2 bytes: Destination address of program code.
Next 2 bytes: Length of program code.

Repeat for each I/O vector patch to be made:

Next byte: Vector Patch type — either 1 or 2.

If Vector Patch type = 1:
Next byte: Vector number to be patched. May be from 1-11. (See vector location definitions above)
Next 2 bytes: Address to be patched into the vector referred by the previous byte. Points into the user’s code.

If Vector Patch type = 2:
Next byte: Vector number to be patched. May range from 0-11. (See vector location definitions above)
Next 2 bytes: Address in which to place the current contents of the specified vector. (May be the address field of a JMP, etc.)

Next 2 bytes: New address to be placed in the specified vector.

Next: The actual program code is located after the patch information above. Convention restricts the size of the program code to 128 bytes per slot-dependent block. Use the block appropriate for your application and slot use. (See above)

Below is an example of a program that could be patched into the I/O Configuration Block using CONFIGIO. While it is listed here primarily as a model for writing your own programs, it is useful in its own right with a 24x80 video card or standard Apple video and keyboard, so you may want to enter it for your own use.

Notice how OFFSET is used to allow the program to be ORGed at 0100H.

To patch this program to the I/O Configuration Block, you would:

1. Use the DDT "S" command to enter the program into memory at 100 hex.

2. Use the CP/M SAVE command to save it to disk.

3. Use CONFIGIO option #3 to load the lower case driver into the I/O Configuration Block.

4. Use CONFIGIO option #4 to save the patched I/O Configuration Block to the disk.

If you patch this lower case input routine for your own use, note the following:

This driver defaults in upper case shift lock. The forward-arrow key is used as the shift key. Hit the arrow key once to enter lower-case input mode. Now, all characters typed will be entered in lower case. To shift a letter, hit the arrow key once—don’t hold it down. The next character typed will be shifted. To enter shift-lock mode, hit the arrow key twice in a row.

```assembly
; APPLE CP/M LOWER CASE INPUT ROUTINE
;
; This routine can be assembled using ASH and
; LOAD to produce a file that can be loaded and
; patched into the I/O Configuration Block with
; CONFIGIO. It is also intended to be used as
; a model for your own programs.
;
```
0015 = SHFCHR EQU 21  ; Shift key is the forward-arrow
F389 = SLTTYP EQU 0F389H ; Slot types table
E000 = KEYBD EQU 0E000H ; Address of Apple keyboard

0100 = ORIGIN EQU 0F300H ; This is so LOAD will load at 100h
F300 = OFFSET SET ORIGIN-LWRCASE ; Must be added to lo-bit addresses

0100 01 DB 1 ; Make one patch
0101 00F3 DW ORIGIN ; Destination address of program
0103 3E00 DW PRCEND-LWRCASE ; Length of program

0105 02 DB 2 ; Patch LKAP 2

0106 02 DB 2 ; Patch Console Input vector #1
0107 06F3 DW OLDINP+OFFSET ; Place to put current contents of vector
0109 00F3 DW LWRCASE+OFFSET ; New contents of vector

; Check to make sure he isn't using an external terminal:

010B 3A88F3 LDA LWRCASE;LDA SLTTYP+2 ; Is there a card in slot 3?
010E FE03 CPI 3 ; Is he using a Con Card as a terminal?
0110 CA0000 JZ 0000 ; Dummy address
0111 = OLDINP EQU $-2 ; Place to put normal input routine addr

; Get a character from the Apple Keyboard:

0113 3A00E0 LDA KEYBD ; See if char available on keyboard
0116 B7 ORA A ; Set condition codes on keyboard loc
0117 F209F3 JMP KBDLLOOP+OFFSET ; Loop if char not available
011A 3210E0 STA KEYBD+10H ; Clear Keyboard strobe
011B E6F AMI 7FH ; Mask high bit of char
011F 4F MOV C,A ; Save character in [C]

0120 0615 MVI B,SHFCHR ; Shift character into [B]
0122 213DF3 LXI H,STATE1+OFFSET ; Point to shift state
0125 7E MOVI A,M ; Get state.
0126 FE01 MOVI A,C ; Get typed character into [A]
0129 DA36F3 JC STATE1+OFFSET ; Carry set - state 0
012C CA2EF3 JZ STATE1+OFFSET ; State 1

; Here if in lower case input mode.
; All alphabetic characters are converted
; to lower case, unless the shift character is
; typed, which enters 'shift next character' mode

012F 88 STATE2: CMP B ; for shift char.
0130 CA32F3 JZ SETONE+OFFSET ; It was, set state = 1
0133 FE40 CPI 84 ; It wasn't so convert all
0135 DB MOV A,C ; Alphabetic chars to lower case
0136 EE20 RCX 00100000B ; This does the conversion
0138 C9 RET ; All done

; Here if in 'shift next character' mode, entered
; by typing the shift char once in lower case
; input mode, if shift character is typed again,
; upper case shift lock mode will be entered.

0139 34 STATE1: INR M ; Reset state = 2 = lower case mode
013A 88 CMP B ; Hit shift character?
013B CO ANZ ; Let upper case character go.
013C 35 DCR M ; set state to zero! upper shift lock

013D 35 SETONE: DCR M ; Get another character

; Here if in upper case shift lock mode.
; Shift character must be typed once to enter lower
; case input mode.

2-23
Calling of 6502 Subroutines

As discussed in the Hardware Details section of this manual, the 6502 processor is enabled from Z-80 mode by a write to the slot-dependent location $0EN00H$, where N is the slot location of the SoftCard, Z-80 mode is selected from 6502 mode with a write to the same slot dependent location, which is addressed at $CN00$ in 6502 mode. (See the 6502 / Z-80 address translation table on page 2-5). Since the SoftCard may be plugged into any unused slot except zero, the location of the SoftCard will vary from system to system.

However, when the system is booted, the location of the SoftCard is determined by CP/M and its address is stored in the I/O Configuration Block. This address is thus available to CP/M software for calling 6502 subroutines. See the "Hardware Details" section of this manual.

Calling 6502 subroutines is a simple matter. The programmer simply sets up the address of the subroutine to be called, and then does a write to the address of the SoftCard explained above. It is also possible to pass parameters to and from 6502 subroutines through the 6502 A, X, Y, and P (status) registers. The 6502 stack pointer is also available after a 6502 subroutine call. Remember that 6502 and Z-80 addresses are not equivalent — See the 6502/Z-80 Address Translation Table on page 2-30.

<table>
<thead>
<tr>
<th>Z-80 ADDR</th>
<th>6502 ADDR</th>
<th>PURPOSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F045H</td>
<td>$45</td>
<td>6502 A register pass area</td>
</tr>
<tr>
<td>0F046H</td>
<td>$46</td>
<td>6502 Y register pass area</td>
</tr>
<tr>
<td>0F047H</td>
<td>$47</td>
<td>6502 X register pass area</td>
</tr>
<tr>
<td>0F048H</td>
<td>$48</td>
<td>6502 P (status) register pass area</td>
</tr>
<tr>
<td>0F049H</td>
<td>$49</td>
<td>Contains 6502 stack pointer on exit from subroutine</td>
</tr>
<tr>
<td>0F3DEH</td>
<td></td>
<td>Address of SoftCard held here—low byte = 0 followed by high byte of form $0ENH where N is the slot occupied by the SoftCard.</td>
</tr>
</tbody>
</table>

2-24
0F3D0H  Address of 6502 subroutine to be called is stored here in low-high order.

$3C0  Start address of 6502 to Z-80 mode switching routine. 6502 RESET, NMI, and BREAK vectors point here. A JMP to this address puts the 6502 on “hold” and returns to Z-80 mode.

**NOTE:** Locations $800-$FFF are NOT available for use by a 6502 subroutine. The Apple disk driver software and disk buffers reside here.

**Special Note for Language Card Users:**
When in Z-80 mode, the Language Card RAM is both read- and write-enabled. When a 6502 subroutine is called, the Apple's on-board ROM is automatically enabled, making the Apple Monitor available to the 6502 subroutine. However, the Language Card RAM is write-enabled during a 6502 call, which means that a write to any location above 6502 $D000 will write in the Language Card RAM.

A side effect of read-enabling the on-board Apple ROMs is that the Z-80 memory from 0C000H to OEFFFH ($D000-$FFFF on 6502) cannot be *read* by the 6502 unless the appropriate Language Card addresses are accessed.

The first of the two available 4K banks for the 6502 $D000-$DFFF area is not used by Apple CP/M.

Below is a short segment of 8080 assembly language code to illustrate the use of the above addresses to call a 6502 subroutine:

```
; Subroutine to read the value of
; Paddle zero into register A.
; Demonstrates 6502 subroutine
; calling conventions and parameter
; passing. (NK 5/80)

; Equates
Z$CPU EQU 0F3DEH ;Location of SoftCard stored here
A$VEC EQU 0F3D0H ;Addr of 6502 sub. to call goes here
A$ACC EQU 0F045H ;6502 A register goes here
A$XREG EQU 0F046H ;6502 Y register pass area
PREAD EQU 0FB1EH ;Apple Monitor paddle read routine

PDL: XRA A ;Clear A register
STA A$XREG ;Read paddle zero
LXI H,PREAD ;Get addr of subroutine
SHLD A$VEC ;And store it for 6502 caller
```
LHLD Z$CPU ;Get SoftCard addr...
MOV M,A ;Go do it! (Must be a write)
;
; Execution resumes here after 6502 does a RTS
LDA A$ACC ;A = paddle value.
RET ;All done — return

Indication of Presence and Location of Peripheral Cards.

The Card Type Table
When Apple CP/M is booted, each of the slots of the Apple is checked to see if a standard Apple I/O card is installed. This is done by checking to see if there is ROM present in the slot-dependent memory space allocated to peripheral card driver ROMs, and then comparing two signature bytes to those of the standard Apple I/O peripheral cards.

This information is then stored in the Card Type Table, which is located in the I/O Configuration Block. There are seven bytes in the Card Type Table, each corresponding to the seven slots from 1 to 7.

The value of a table entry may range from 0 to 5. The meaning of each value is as follows:

<table>
<thead>
<tr>
<th>VALUE</th>
<th>EXPLANATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No peripheral card ROM was detected (Usually means that no card is installed in the slot)</td>
</tr>
<tr>
<td>1</td>
<td>A peripheral card ROM was detected, but it was of an unknown type.</td>
</tr>
<tr>
<td>2</td>
<td>An Apple Disk II Controller card is installed in the slot.</td>
</tr>
<tr>
<td>3</td>
<td>An Apple Communications Interface or CCS 7710A Serial Interface is installed in the slot.</td>
</tr>
<tr>
<td>4</td>
<td>An Apple High-Speed Serial Interface, Videx Videoterm, M&amp;R Sup-R-Term or Apple Silentype printer interface is installed in the slot.</td>
</tr>
<tr>
<td>5</td>
<td>An Apple Parallel Printer Interface is installed in the slot.</td>
</tr>
</tbody>
</table>
This information can be useful to the programmer. For instance, if the third entry (slot 3 – console device) of the Card Type Table is either 3 or 4, a program can assume that the user is using an 80 column external terminal of some kind. In this way, it is possible to write software that configures itself for 40 or 80 column terminals automatically.

The Card Type Table is located at 0F3B9H. The entry for a given slot is located at 3B8H + S, where S is an integer from 1 to 7.

**Disk Count Byte**

The Disk Count Byte is a single byte equal to the number of disk controller cards in the system times two. This value does not reflect an odd number of disk drives (i.e., only one drive plugged into a controller card).

The Disk Count Byte is located at 0F3B8H.

**To Boot a Diskette Without Powering Down**

The following program will allow you to boot diskettes from CP/M without having to turn the Apple’s power off. This program is not necessary; it simply bypasses the power-off step.

1. Use the DDT “S” command to enter the following data at 100 hex.

   0100 0E 01 CD 05 60 21 77 C7 22 00 30 21 00 C6 22 B0
   0110 F3 2A BE F3 C3 00 30

2. Type Control-C to exit DDT.

3. Type SAVE 1 BOOT.COM

The program is now saved on disk. To use it, just type BOOT and press RETURN. Wait a few seconds, then insert the disk you wish to boot. Press any key to reboot the disk. Your system will reboot exactly as if you had typed PR #6 in Applesoft or Integer BASIC.
CHAPTER 3
HARDWARE DESCRIPTION

- Introduction
- Timing Scheme
- SoftCard Control
- Address Bus Interface
- Data Bus Interface
- 6502 Refresh
- DMA Daisy Chain
- Interrupts
- SoftCard Parts List
- SoftCard Schematic
This chapter describes the SoftCard itself, both physically and operationally. You won’t need this information for normal use of the SoftCard; it is included here to satisfy your curiosity and in case you have an unusual application in which this information would be needed.

**Introduction**

The Microsoft SoftCard is a peripheral card for the Apple family of computers. The SoftCard contains the necessary hardware to interface a Z-80 microprocessor (contained on the card) to the Apple bus. This permits the direct execution of 8080 and Z-80 programs, including Digital Research’s CP/M operating system and all of the programs written to execute in the CP/M software environment.

The SoftCard plugs into any Apple slot except slot zero, and will work in the Apple II, Apple II Plus, or either machine with the Apple Language System. When the Language System is used, the additional memory of the Language Card is made available for use by CP/M or any program operating under CP/M.

**Timing Scheme**

The Z-80 microprocessor on the SoftCard is synchronized and phase locked to the Apple clocks. This is accomplished by generating a syncopated clock for the Z-80 from the Apple clocks.

During each video refresh period (01), the seven MHz Apple clock is divided down to provide three half clock periods of 135 nsec. The first half-clock is always high, the second always low, and the third always high again. After the end of the third half clock, the signal goes low and stays low until the start of the next 01. This means that the Z-80 clock is low during all of 02 plus a small part of 01. This fourth half-cycle is typically 563 nsec long. (This time is stretched by 69 nsec at the end of each video line.) The effective Z-80 clock rate is 2.041 MHz.

Each kind of machine cycle always contains one memory access period (02). The read/write line is constructed by synchronizing the leading edge of the write transition to the SoftCard clock, thus ensuring that write will only go low during the time that the SoftCard clock is high.

Because all address transitions from the Z-80 occur when its clock is high, they all must occur during 01, when the video update accesses are occurring. Therefore, each 02 cycle has stable addresses for the entire duration of the cycle.
The clock generation is performed by U4 and parts of U1 and U9. The circuit is arranged so that it will still work if the seven MHz clock occurs just prior to the start of 01, or vice-versa. Q1 and the associated components form an analog buffer to provide the high speed switching to within a few tenths of a volt of the supply voltage.

**SoftCard Control**

The SoftCard is controlled by write commands to the area of memory that normally contains peripheral read-only-memory. It is important to use a write instruction to ensure that the 6502 will not perform two accesses in succession (which would prevent switching back to the 6502).

When the Apple is powered up, the Apple reset signal forces the SoftCard to the off state. The reset signal is synchronized to the Apple clocks to ensure that a write operation cannot be interrupted. The Z-80 is immediately placed in a wait mode, and remains there until the SoftCard is activated.

Upon receipt of a write to the proper area of memory, the SoftCard is activated, and the red LED is turned on. The Z-80 remains in a wait mode until one memory cycle occurs with SoftCard address information. At this point, the Z-80 is released from the wait mode and allowed to run with no further wait cycles required.

Receipt of another write to the same area of memory (this time from the SoftCard itself) will de-activate the SoftCard.

The table below shows the memory addresses used to control the SoftCard as a function of slot location:

<table>
<thead>
<tr>
<th>SLOT</th>
<th>CONTROL ADDRESSES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$C100-$C1FF</td>
</tr>
<tr>
<td>2</td>
<td>$C200-$C2FF</td>
</tr>
<tr>
<td>3</td>
<td>$C300-$C3FF</td>
</tr>
<tr>
<td>4</td>
<td>$C400-$C4FF</td>
</tr>
<tr>
<td>5</td>
<td>$C500-$C5FF</td>
</tr>
<tr>
<td>6</td>
<td>$C600-$C6FF</td>
</tr>
<tr>
<td>7</td>
<td>$C700-$C7FF</td>
</tr>
</tbody>
</table>

**Address Bus Interface**

The SoftCard address bus is interfaced to the Apple I/O bus through a bank translation circuit. This circuit, consisting of U7, U8, U11, and half of U12, resolves the memory address conflicts that exist between the 6502
architecture and the conventions used by both CP/M and the Z-80 microprocessor. When enabled by S1-1 turned off, the translator adds $1000 to all addresses. This effectively shifts the Z-80 interrupt addresses and CP/M starting addresses out of the 6502 zero page of memory. In addition, addresses in the range of $C000-$EFFF are shifted to allow apparent contiguous memory for CP/M. The table below shows exactly how the translator functions:

<table>
<thead>
<tr>
<th>Z-80 ADDRESS</th>
<th>APPLE ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$0000-$0FFF</td>
<td>$1000-$1FFF</td>
</tr>
<tr>
<td>$1000-$1FFF</td>
<td>$2000-$2FFF</td>
</tr>
<tr>
<td>$2000-$2FFF</td>
<td>$3000-$3FFF</td>
</tr>
<tr>
<td>$3000-$3FFF</td>
<td>$4000-$4FFF</td>
</tr>
<tr>
<td>$4000-$4FFF</td>
<td>$5000-$5FFF</td>
</tr>
<tr>
<td>$5000-$5FFF</td>
<td>$6000-$6FFF</td>
</tr>
<tr>
<td>$6000-$6FFF</td>
<td>$7000-$7FFF</td>
</tr>
<tr>
<td>$7000-$7FFF</td>
<td>$8000-$8FFF</td>
</tr>
<tr>
<td>$8000-$8FFF</td>
<td>$9000-$9FFF</td>
</tr>
<tr>
<td>$9000-$9FFF</td>
<td>$A000-$AFFF</td>
</tr>
<tr>
<td>$A000-$AFFF</td>
<td>$B000-$BFFF</td>
</tr>
<tr>
<td>$B000-$BFFF</td>
<td>$D000-$DFFF</td>
</tr>
<tr>
<td>$C000-$CFFF</td>
<td>$E000-$EFFF</td>
</tr>
<tr>
<td>$D000-$DFFF</td>
<td>$F000-$EFFF</td>
</tr>
<tr>
<td>$E000-$EFFF</td>
<td>$C000-$CFFF</td>
</tr>
<tr>
<td>$F000-$FFF</td>
<td>$0000-$0FFF</td>
</tr>
</tbody>
</table>

Notice that when the Language Card is installed, the Z-80 can address contiguous memory from $0000-$DFFF, without accessing the 6502 zero page of memory or the Apple peripheral area.

When the translator is disabled (S1-1 turned on) addresses presented by the Z-80 are buffered and appear at the Apple I/O bus unchanged.

All of the address buffers are tri-state buffers capable of sinking or sourcing 24 mA of current. All of the buffers are turned off whenever the SoftCard relinquishes control of the bus. The timing at turn-on and turn-off is arranged to prevent the SoftCard buffers from driving the address bus when the Apple is driving the bus.

The timing of the SoftCard forces all address transitions to occur during the time that the video display (and dynamic memory) is being refreshed by the Apple. Because for each memory access the address lines are stable at the start of the cycle, no wait states are used for memory accesses.
Data Bus Interface

The data from the SoftCard to the Apple (memory writes) is buffered by the same high current driver type as used by the address bus interface. It is only enabled when the following two conditions occur:

1. The SoftCard has control of the bus
2. The SoftCard is attempting to write

When the SoftCard is reading memory, the data is buffered and latched by U15. The outputs of U15 are tri-state, and only enabled when the SoftCard is performing a read. The latch is needed to save data not latched by the Apple (such as the keyboard characters) until the Z-80 can look at it.

Because the SoftCard timing is synchronous and phase locked with the Apple, the timing signals generated by the Z-80 can be used to drive the buffers and the latch.

When an interrupt is recognized by the Z-80 (assuming they are enabled in both hardware and software) the pull-up resistors guarantee that a predictable response is generated for any of the interrupt modes of the Z-80. The byte of data read during an interrupt sequence will be $FF.

6502 Refresh

The 6502 is a dynamic microprocessor, meaning that it requires clock cycles to maintain the contents of its internal registers. The Apple DMA circuitry interrupts operation of the 6502 by turning its clock off. Occasionally, this clock must be turned back on if the 6502 is to remain ready to operate.

This is accomplished by holding the 6502 in a non-ready state (by holding the "RDY" line low) and allowing one memory fetch to be controlled by the 6502. The data fetched is not used by the 6502, and control of the bus reverts back to the SoftCard immediately after the "refresh" memory cycle.

The Z-80 dynamic refresh control lines are used to implement this function. Therefore, the 6502 "refresh" occurs immediately after an op code fetch, and is thus transparent to the SoftCard and the user. No wait cycles have to be added to any Z-80 machine cycles, because the 6502 refresh time is used by the Z-80 to decode the op code. While the 6502 has control of the bus again, the SoftCard address and data buffers are placed in the tri-state mode.

If higher priority DMA devices are allowed to interrupt operation of the SoftCard, the 6502 refresh does not continue. Therefore if it is important to retain the register contents of the 6502 during a DMA cycle, the length of the cycle must be limited to a few microseconds (less than 5).
During a normal mixture of instructions, the 6502 refresh occurs every 4-5 microseconds, well under the data sheet maximum of 40 microseconds. The longest instruction will allow 11.25 microseconds to elapse between refreshes.

**DMA Daisy Chain**

The Apple DMA daisy chain is fully supported, to the extent that a higher priority DMA device may cause the SoftCard to relinquish control of the bus. Switch S1-2 (when on) enables DMA requests to interrupt the SoftCard. If this switch is on, and the DMA daisy chain input (pin 27) is driven low, the Z-80 will finish the current machine cycle, then the SoftCard will give up control of the bus by raising the DMA control line on pin 22 of the I/O bus. At this time another device may assume control by lowering pin 22. Control must not commence sooner, because the SoftCard buffers will still be driving the bus.

If S1-2 is off, the daisy chain is preserved if the SoftCard is off. When the SoftCard is turned on, the daisy chain output (pin 24) indicates to lower priority devices that DMA activity is in progress. The lower priority devices are therefore locked out of doing any DMA. Likewise, the higher priority devices are also locked out because the SoftCard will not relinquish control of the bus.

**Interrupts**

Hardware has been included to allow interrupts to be recognized by the Z-80 on the SoftCard as well as by the 6502 microprocessor. When S1-4 is on, the Z-80 will respond to interrupts occurring in the Apple. The interrupt handler program should not attempt to service the interrupt. Instead, control should be passed back to the 6502 for the actual processing. This permits the 6502, which also sees the interrupt, to clear itself of the interrupt status.

Regardless of the interrupt mode selected for the Z-80, the data byte read during the interrupt sequence will always be $FF. This may be used to vector to a particular memory location for the interrupt handling routine.

Switch S1-3 performs the same function for the non-maskable interrupt.

**Parts List**

**SoftCard**

<table>
<thead>
<tr>
<th>Component Identifier</th>
<th>Part No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1</td>
<td>74LS00</td>
<td>Quad Nand</td>
</tr>
<tr>
<td>U2</td>
<td>74LS05</td>
<td>Hex Inverter</td>
</tr>
<tr>
<td>U3</td>
<td>74LS32</td>
<td>Quad Or</td>
</tr>
</tbody>
</table>
U4 74LS107 Dual Flip-Flop
U5 74LS74A Dual Flip-Flop
U6 74LS74A Dual Flip-Flop
U7 74LS86 Quad Ex-Or
U8 74LS283 4 Bit Adder
U9 74LS367A Hex Buffer
U10 Z-80A Z-80A (4 MHz)
U11 74LS138 Octal Decoder
U12 74S20 (must be "S" part) Dual Nand
U13 74LS367A Hex Buffer
U14 74LS367A Hex Buffer
U15 74LS373 Octal Latch
U16 74LS367A Hex Buffer
U17 74LS367A Hex Buffer
Q1 2N3906 PNP Transistor
R1 2.2KΩ, 5%, ¼ watt
R2 22Ω, 5%, ¼ watt
R3 220Ω, 5%, ¼ watt
R4 1.2KΩ, 5%, ¼ watt
R5 100Ω, 5%, ¼ watt
R6 100Ω, 5%, ¼ watt
R7 4.7KΩ, 5%, ¼ watt
R8 680Ω, 5%, ¼ watt
R9 Resistor Pack, 10KΩ
R10 4.7KΩ, 5%, ¼ watt
R11 100Ω, 5%, ¼ watt
R12 100Ω, 5%, ¼ watt
R13 Resistor Pack, 10KΩ
C1 Capacitor, 0.05 µF
C2 Capacitor, 0.05 µF
C3 Capacitor, 0.05 µF
C4 Capacitor, 47 pF, 10%, 1000V
C5 Capacitor, 0.05 µF
C6 Capacitor, 200 pF, 10%, 1000V
C7 Capacitor, 0.05 µF
C8 Capacitor, 200 pF, 10%, 1000V
C9 Capacitor, 0.05 µF
C10 Capacitor, 0.05 µF
C11 Capacitor, 0.05 µF
C12 Capacitor, Solid Tant., 2.2 µF, 20%, 35V

“Card On” Light Emitting Diode
S1 Dip Switch – Quad
-1 Printed Circuit Card